Browse Prior Art Database

Serializer

IP.com Disclosure Number: IPCOM000082815D
Original Publication Date: 1975-Feb-01
Included in the Prior Art Database: 2005-Feb-28
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Cukier, M: AUTHOR [+2]

Abstract

Shown is a serializer implemented with two-phase dynamic logic. The serializer which is needed when a word from a parallel configuration must be sent to the serial input of a circuit, comprises a parallel in, serial out shift register SR, and a buffer B for storing the data before serializing it.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 87% of the total text.

Page 1 of 2

Serializer

Shown is a serializer implemented with two-phase dynamic logic. The serializer which is needed when a word from a parallel configuration must be sent to the serial input of a circuit, comprises a parallel in, serial out shift register SR, and a buffer B for storing the data before serializing it.

Buffer B and shift register SR comprise a plurality of cells: B1 to Bn and SR1 to SRn, n being the number of bits in a word to be serialized. Only cells SR1 and B1 are represented in detail. They comprise transmission gates G associated with drivers D implemented with field-effect transistors.

The operation comprises two main steps.

During the first step, buffer cells B1 to Bn are disconnected from shift register cells SR1 to SRn through transfer gates 1-1 to 1-n, which are OFF due to the low level applied to the transfer line.

Shift register SR which is fed back recirculates and memorizes data previously loaded, under control of nonoverlapped pulse signals B1 and B2 controlling ON and OFF states of transfer gates of the SR cells.

New data are loaded in the memory capacitor C of cells B1 to Bn under control of a load command, the UP level of which sets 0N transfer gate 2 of cells B1 to Bn.

Then during the second step, the transfer command goes UP and data stored in capacitor C charges/discharges (or not) the intermediate node N depending on the previous state. Thus the new data has replaced the old data and can be serialized after the transfer command has gone...