Browse Prior Art Database

Programmable Pulse Generator

IP.com Disclosure Number: IPCOM000083359D
Original Publication Date: 1975-May-01
Included in the Prior Art Database: 2005-Mar-01
Document File: 2 page(s) / 46K

Publishing Venue

IBM

Related People

Ristad, CH: AUTHOR

Abstract

Shown in the block diagram is a pulse generator which has very high speed and fast access time, that can be programmed, connected in tandem groups, and externally triggered. The pulse generator is made of two identical delay circuits, one for the leading edge and the other for the trailing edge. A 100 MHZ oscillator supplies identical clock signals to the leading and trailing increment generators.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 82% of the total text.

Page 1 of 2

Programmable Pulse Generator

Shown in the block diagram is a pulse generator which has very high speed and fast access time, that can be programmed, connected in tandem groups, and externally triggered. The pulse generator is made of two identical delay circuits, one for the leading edge and the other for the trailing edge. A 100 MHZ oscillator supplies identical clock signals to the leading and trailing increment generators.

Each time a pulse is required, a start signal is supplied. The start signal is clocked so the leading edge occurs halfway between clock transitions, and then sent to the leading and trailing increment generators. The propagation delay through the increment generators depends on the binary data on bits 0 through 8; and can be varied in 10 nanosecond increments from a minimum value of nanoseconds to a maximum value of microseconds.

A ramp generator, digital/analog (D/A) converter, and high-speed comparator are used for delay variations smaller than 10 nanoseconds. A complimentary voltage transition at the inputs of the ramp generator causes a positive going linear ramp at its output. The comparator "fires" when the ramp voltage equals the D/A output voltage. The greater the D/A output, the greater the propagation delay through the ramp generator, comparator, and flip-flop, and it can be varied in 39 picosecond increments from a minimum to a maximum value of nanoseconds.

A positive transition from the leading edge comparator activates the "cloc...