Browse Prior Art Database

Error Injector Probe

IP.com Disclosure Number: IPCOM000083482D
Original Publication Date: 1975-Jun-01
Included in the Prior Art Database: 2005-Mar-01
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Maiden, DW: AUTHOR [+2]

Abstract

In the testing of processing systems, it is desirable to be able to test the error control sections of the device by inserting error conditions at any location at a selected time. In the probe described, it is possible to activate any point in the system logic with either an uplevel or a downlevel signal, at a time determined by a combination of up to eight input signals.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 72% of the total text.

Page 1 of 2

Error Injector Probe

In the testing of processing systems, it is desirable to be able to test the error control sections of the device by inserting error conditions at any location at a selected time. In the probe described, it is possible to activate any point in the system logic with either an uplevel or a downlevel signal, at a time determined by a combination of up to eight input signals.

The diagram shows an error injecting probe for vendors transistor logic (VTL) circuits, but other logic families may be similarly tested. An input probe board 1 connects to eight signal input lines 2 from the machine being tested and repowers the lines in a comparator 3 to VTL voltage levels, by comparing the input voltages to a logic reference voltage source 4. The eight repowered output lines in a bus 5 terminate in jacks 6 on a VTL patch board 8, carrying a plurality of logic blocks 7 having various functions such as AND, OR, Invert, exclusive OR, single-shot or the like and having pin and jack input-output connections.

Board 8 also has four output lines 10 to conduct the VTL level outputs from board 8 to an output probe board 11. Board 11 carries a line receiver 12 and a line driver 13, which can be energized to pull down the voltage of a machine terminal connected to a lead 14. A discrete network 15 also driven by receiver 12 can be used to pass a signal through a capacitor to output line 16, to raise the level of a machine terminal connected to output lead 16.

In use,...