Browse Prior Art Database

Test for Data Processing System

IP.com Disclosure Number: IPCOM000083580D
Original Publication Date: 1975-Jun-01
Included in the Prior Art Database: 2005-Mar-01
Document File: 2 page(s) / 26K

Publishing Venue

IBM

Related People

Hegener, HH: AUTHOR [+2]

Abstract

The drawing shows a data processing system that includes a conventional processor, I/O device, controller for the I/O device, and channel. The processor executes an I/O device test program to test the operation of the I/O device, the controller, and the channel. In such a test, the processor sends data and commands to the I/O device and then checks the data that it receives to detect and analyze errors. While the system is being manufactured, these tests are also run, but the entire system may not be available for the test. Hardware emulators may be provided for example to receive the signals that would otherwise be sent to an actual I/O device, and to produce the response of an actual device.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Test for Data Processing System

The drawing shows a data processing system that includes a conventional processor, I/O device, controller for the I/O device, and channel. The processor executes an I/O device test program to test the operation of the I/O device, the controller, and the channel. In such a test, the processor sends data and commands to the I/O device and then checks the data that it receives to detect and analyze errors. While the system is being manufactured, these tests are also run, but the entire system may not be available for the test. Hardware emulators may be provided for example to receive the signals that would otherwise be sent to an actual I/O device, and to produce the response of an actual device.

In the test system of the drawing, the channel and the controller are integrated with the processor and are available for test before the actual I/O device is available. The writable control store of the controller is loaded with a program to cause the controller to emulate the missing device. The program produces variable-access times and variable-data rates. The emulator also produces invalid responses for testing the response of the system to errors.

1

Page 2 of 2

2

[This page contains 1 picture or other non-text object]