Browse Prior Art Database

Initialization of Memories with Error Checking and Correction Features

IP.com Disclosure Number: IPCOM000084266D
Original Publication Date: 1975-Oct-01
Included in the Prior Art Database: 2005-Mar-02
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

Aichelmann, FJ: AUTHOR [+2]

Abstract

This is a technique for accomplishing memory initialization at minimal cost on controllers which use error checking and correction (ECC) features. The controllers have memory arrays consisting of field-effect transistors (FET) memory cells, operated in an enhancement mode, that are not DC stable.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 71% of the total text.

Page 1 of 2

Initialization of Memories with Error Checking and Correction Features

This is a technique for accomplishing memory initialization at minimal cost on controllers which use error checking and correction (ECC) features. The controllers have memory arrays consisting of field-effect transistors (FET) memory cells, operated in an enhancement mode, that are not DC stable.

Initialization, by definition, means establishing an initial condition or starting state; for example, setting the contents of a storage location in a memory to a known state, so that subsequent applications of digital test patterns can drive the logic elements to another state. Such initialization is particularly important for memories requiring ECC which are organized into full word or double-word data widths, for minimizing the required number of check bits.

The data buss that communicates between the memory and the controller, may not have the same data width, which may require the memory to perform partial store operations. If the memory is not initialized prior to loading data, any partial store could cause invalid ECCs.

By controlling power supply sequencing, the cells can be made to conduct so that all cells are initialized to the same known state.

This is done by temporarily operating all enhancement mode FET devices in a conduction/depletion mode. As shown in the waveform diagram, the power supply sequencing controls the time and magnitude relationship between the startup of the voltages and...