Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Dynamic Shift Register Cell With Parallel In and Parallel Out Extra Terminals

IP.com Disclosure Number: IPCOM000084494D
Original Publication Date: 1975-Nov-01
Included in the Prior Art Database: 2005-Mar-02
Document File: 2 page(s) / 32K

Publishing Venue

IBM

Related People

Joudoux, M: AUTHOR [+2]

Abstract

This dynamic cell is based on the cell described in the IBM Technical Disclosure Bulletin, Vol. 16, No. 10, March 1974, pp. 3261 and 3262, in an article entitled "Seven-Transistor Shift Register Cell" by P. Debord, and the same elements will receive the same references.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 91% of the total text.

Page 1 of 2

Dynamic Shift Register Cell With Parallel In and Parallel Out Extra Terminals

This dynamic cell is based on the cell described in the IBM Technical Disclosure Bulletin, Vol. 16, No. 10, March 1974, pp. 3261 and 3262, in an article entitled "Seven-Transistor Shift Register Cell" by P. Debord, and the same elements will receive the same references.

To assure the parallel-out operation (in addition to the standard serial-out operation) a transmission gate T8 is connected to node E, the gate electrode of which is connected to clock 01. From a practical point of view, terminal H may be connected to a static in-phase driver to allow an appropriate signal to be available at the output of the tapped-off shift register cell, and to avoid noise coupling problems.

To assure the parallel-in operation (in addition to the standard serial-in operation), a transmission gate T9 is introduced between node G and node J, formed by the connection of the recirculating gate output T7 with the output of the transfer gate T6. The gate electrode of T9 is connected to Phi P.

In addition, a transmission gate T10 is mounted between node G and the parallel-in terminal, the gate electrode of which is connected to Phi G.

In the parallel-in mode Phi P = 0 and Phi G = 1, then the parallel data is introduced in the shift register cell during Phi G and is stored in C3 while C5 is precharged. Then the operation is identical to shift mode for serial-in operation (see the above-mentioned page 3261 and...