Browse Prior Art Database

Capacitive "AND" for a Plasma Display Panel

IP.com Disclosure Number: IPCOM000084849D
Original Publication Date: 1976-Jan-01
Included in the Prior Art Database: 2005-Mar-02
Document File: 3 page(s) / 59K

Publishing Venue

IBM

Related People

Chu, CK: AUTHOR [+4]

Abstract

In a conventional plasma display device, two sufficiently flat rectangular glass plates sandwiched together form a narrow chamber to be filled with a noble gas mixture with suitable ionization coefficient. On the inner surfaces of the glass, a set of conductors called scan or address lines are positioned in such a way that the complementary sides (x, y) together form an orthogonal array of electrodes. The intersection of these lines define the smallest addressable element of the display.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 3

Capacitive "AND" for a Plasma Display Panel

In a conventional plasma display device, two sufficiently flat rectangular glass plates sandwiched together form a narrow chamber to be filled with a noble gas mixture with suitable ionization coefficient. On the inner surfaces of the glass, a set of conductors called scan or address lines are positioned in such a way that the complementary sides (x, y) together form an orthogonal array of electrodes. The intersection of these lines define the smallest addressable element of the display.

For AC operation, the electrodes are covered with a thin layer of dielectric material. When images are composed, the electrodes are energized by appropriate addressing and drive circuitry to cause individual cells in the display to be selectively fired. One of the problems associated with such devices is that an individual driver is required for each of the drive lines, such that the drive circuitry has a tendency to become large and expensive.

The device described utilizes a pair of conductors for each horizontal and each vertical address and an associated pair of floating conductive islands located above and below the scan lines within the cell area and imbedded into the dielectric layer covering the electrodes, to form a true capacitor "AND" input. Firing of an individual cell requires all four associated conductors be energized. Once the AND function within the cell is achieved, with the appropriate interconnection of the scan lines (group, bit), the sharing of the drivers in a matrix drive is also realized.

Referring to Fig. 1, horizontal conductors X(11), X(21); X(12),X(22);....;
X(1M),X(2M) and vertical conductors Y(11), Y(12); Y(12), Y(22);....; Y(1N), Y(2N) are individually com ected to the selection and drive circuitry, not shown. Shield lines V(1) through V(M+1) and H(1) through H(N...