Browse Prior Art Database

Low Power Bidirectional Driver Receiver Circuit for a Solid State Memory

IP.com Disclosure Number: IPCOM000085029D
Original Publication Date: 1976-Feb-01
Included in the Prior Art Database: 2005-Mar-02
Document File: 2 page(s) / 54K

Publishing Venue

IBM

Related People

Dennison, RT: AUTHOR [+3]

Abstract

Depicted in the drawing is a (single-bit position) circuit arrangement for transmitting and receiving data via the same pad (DATA IN/DATA OUT pad) on a memory chip. Thus, data may be written into or read from the memory using the same single set of pads.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 78% of the total text.

Page 1 of 2

Low Power Bidirectional Driver Receiver Circuit for a Solid State Memory

Depicted in the drawing is a (single-bit position) circuit arrangement for transmitting and receiving data via the same pad (DATA IN/DATA OUT pad) on a memory chip. Thus, data may be written into or read from the memory using the same single set of pads.

Essentially, only the READ/WRITE clock of the memory array is employed to achieve this saving in hardware and power.

The principle of operation of the circuit is as follows:

True and complement outputs generated in the clock circuit are used to enable the DATA IN and DATA OUT operations. The clock circuit comprises the circuitry including transistors 1, 2 and 3.

Data to be written into the array enters from the DATA IN/DATA OUT pad into the DATA IN circuit. The DATA IN circuit as depicted in the drawing comprises the circuitry including transistors 4 through 13.

During READ the clock is up and the DATA IN circuit is inhibited from responding to the incoming data. Lines A and B going to the array sense and write circuit are held down. Use of transistors 5 and 9 with their emitters returned to Vref, the intermediate supply, gives a low-dissipation circuit to hold down the bases of transistors 4 and 10 during READ. Thus, no new data may be written into the array. However, data read from the array, via the sense amplifier, is directed out.

During WRITE the clock is down and the DATA IN circuit is conditioned to accept data. However, the compleme...