Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Hardware Data Collator

IP.com Disclosure Number: IPCOM000085784D
Original Publication Date: 1976-Jun-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 3 page(s) / 40K

Publishing Venue

IBM

Related People

Anemojanis, E: AUTHOR

Abstract

Described is a data collator that needs to read a random data table of unlimited length only once, in order to rearrange the data table into a preprogrammed order.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 3

Hardware Data Collator

Described is a data collator that needs to read a random data table of unlimited length only once, in order to rearrange the data table into a preprogrammed order.

Fig. 1 illustrates in block form the data collector to be described while Fig. 2 illustrates the logic required.

By utilizing the described apparatus and the described logic a table consisting of, for example, a hundred randomly arranged words can be put into an orderly arrangement. The operation of the described hardware is as follows.

The sort address counters 20, 21, 22 are presetable tri-state counters, and are preset so that the tester will keep track of the numbers of each sort which are in the corresponding sort registers coupled to each succeeding address counter. The final sort register counter 22 is preset by adding all the previous sort registers to the sort address counter. This presetting must be in a sequential order starting with the first counter and ending with the final counter. Thus each sort counter is preset to a predetermined number. By utilizing tri-state counters the outputs can be OR dotted using the gating control for addressing memory.

The operation of the data collector of Fig. 1 is best illustrated by referring simultaneously to the logic flow chart shown in Fig. 2. Initially the status address counter 23 is set to 000 and the interrogate register 24 is loaded with the data, to be collated, of address 000 from memory 26. This address number 000 is simultaneously loaded into the status address register 25. This data now in register 24 is fed into a decoder 16 and from there into one of the sort address counters 20, 21, N, where the addresses are compared by comparator 29 with the numbers s...