Browse Prior Art Database

Sense Amplifier for Capacitive Storage

IP.com Disclosure Number: IPCOM000085988D
Original Publication Date: 1976-Jul-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 41K

Publishing Venue

IBM

Related People

Arzubi, LM: AUTHOR

Abstract

This sense amplifier for capacitive storage devices, such as the single field-effect transistor (FET)/capacitor storage cell described in U.S. patent 3,387,286 to R.H. Dennard, provides high performance and high sensitivity. In addition, the number of timing signals required has been minimized.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Sense Amplifier for Capacitive Storage

This sense amplifier for capacitive storage devices, such as the single field- effect transistor (FET)/capacitor storage cell described in U.S. patent 3,387,286 to R.H. Dennard, provides high performance and high sensitivity. In addition, the number of timing signals required has been minimized.

The sense amplifier shown in Fig. 1 consists of a standard pair of cross- coupled FET's, T6 and T7, to provide a latching function for the difference in potential between voltage nodes A and B (data). Devices T1, T2 and T3 are used to restore the potential of nodes A and B to VH via R', as well as to restore potential of the bit lines to VH less the threshold drops of T4 and T5. Transistors T4 and T5 provide an additional cross-coupled pair and a bucket brigade or charge-transfer effect to the potential of nodes A and B with respect to the bit lines.

Devices T8 and T9 and capacitors CB provide a symmetric pull down to bit line nodes C and D, and thus increase the overdrive (i.e., Vgs-Vt) of devices T4 and T5. This allows the cross-coupled bucket brigade effect to take place very rapidly at nodes A and B and a large signal is readily available at these nodes (whose polarity will depend on the relative potentials of capacitors CS and CREF). The latch formed by the pair T6 and T7 can be set very soon after data is applied to the bit lines.

Because of the cross-coupled pair T4 and T5, one of the bit lines will remain at VH and will be is...