Browse Prior Art Database

Memory Word Line Monitor

IP.com Disclosure Number: IPCOM000086046D
Original Publication Date: 1976-Jul-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 28K

Publishing Venue

IBM

Related People

Rudy, GJ: AUTHOR

Abstract

This is a technique for detecting a failure in memory operation.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Memory Word Line Monitor

This is a technique for detecting a failure in memory operation.

During write, memory word line failures go undetected until read-back. They can go completely undetected in both read and write particularly with: simple parity checking, multiple bits per word line (often a whole byte and its parity), and unpredictable sense amplifier outputs.

The presently described technique monitors the word lines with detectors whose outputs are gated together by the OR circuit shown in the drawing.

The proper activation of any word line results in a signal at the output of the OR gate. This signal is interrogated during writing and reading. The absence of a signal signifies an error.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]