Browse Prior Art Database

Sense Amplifier for Small Bucket Brigade Charge Signal

IP.com Disclosure Number: IPCOM000086714D
Original Publication Date: 1976-Oct-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Aaron, RT: AUTHOR

Abstract

A source follower is employed to reduce the effect of input capacitance to a floating-gate sense latch. This modification provides approximately five times the voltage signal at the latch nodes and makes signal sensing essentially nonsensitive to latch node capacitance unbalance while maintaining dynamic operation.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 88% of the total text.

Page 1 of 2

Sense Amplifier for Small Bucket Brigade Charge Signal

A source follower is employed to reduce the effect of input capacitance to a floating-gate sense latch. This modification provides approximately five times the voltage signal at the latch nodes and makes signal sensing essentially nonsensitive to latch node capacitance unbalance while maintaining dynamic operation.

At phi A time, the signal voltage is clocked onto C6 and a reference voltage (V REF) halfway between a "1" and "0" is clocked onto C-REF through T6 and T1, respectively. Also at phi A time, C2 and C5 are precharged to a voltage equal to the amplitude of= phi A minus a threshold voltage via T3 and T4. Phi A also causes T11 and T14 to reset both latch nodes to ground.

At phi B time, the charges on C-REF and C6 are transferred to C2 and C5, respectively. When phi B returns to ground, the latch signal is the difference between the voltages across C2 and C5. This signal is an attenuated version of the signal which was available when phi A returned to ground, VC-REF minus VC6. The voltage signal is attenuated by the ratio of the total capacitance at the drain of T2 to the total capacitance at the source of T2. (The T5-drain-to-T5- source capacitance ratio must balance that for T2.)

At phi C time, the signal voltage is set across the latch by source followers T9 and T10.

At phi D time, T15 causes the latch to discharge the latch node with the lowest potential to ground while leaving the other node at its...