Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Gated Exclusive OR Circuit

IP.com Disclosure Number: IPCOM000086889D
Original Publication Date: 1976-Nov-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 56K

Publishing Venue

IBM

Related People

Lohrey, FH: AUTHOR [+2]

Abstract

The circuit illustrated in Fig. 1 performs the gated exclusive OR (XOR) function (AùBùCùD) V (EùFùGùH). It can be contained in two logic cells on a logic master-slice chip, as depicted in Figs. 2A and 2B.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Gated Exclusive OR Circuit

The circuit illustrated in Fig. 1 performs the gated exclusive OR (XOR) function (AùBùCùD) V (EùFùGùH). It can be contained in two logic cells on a logic master-slice chip, as depicted in Figs. 2A and 2B.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]