Browse Prior Art Database

High Sensitivity Level Detector

IP.com Disclosure Number: IPCOM000086980D
Original Publication Date: 1976-Nov-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 31K

Publishing Venue

IBM

Related People

Spampinato, DP: AUTHOR

Abstract

The figure shows a high-sensitivity level detector. Assume N-channel, enhancement-mode devices. The two levels are placed at the level inputs. The precharge devices T1 and T2 are turned on, charging internal nodes 1 and 2 to the power supply level of +V volts. Nodes 3 and 4 charge to a threshold below the respective level input placed on the gates of charge-transfer devices T3 and T4. Devices Tl and T2 are then turned off. The levels are now switched, i.e., the level that appeared on the gate of device T3 is placed on the gate of device T4, and vice versa. The charge-transfer device that now has the higher level will turn on, causing positive charge to transfer from the internal node onto capacitor C2. Capacitor C2 is larger in value than the internal node capacitor C1 and as a result produces voltage gain thereupon.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

High Sensitivity Level Detector

The figure shows a high-sensitivity level detector. Assume N-channel, enhancement-mode devices. The two levels are placed at the level inputs. The precharge devices T1 and T2 are turned on, charging internal nodes 1 and 2 to the power supply level of +V volts. Nodes 3 and 4 charge to a threshold below the respective level input placed on the gates of charge-transfer devices T3 and T4. Devices Tl and T2 are then turned off. The levels are now switched, i.e., the level that appeared on the gate of device T3 is placed on the gate of device T4, and vice versa. The charge-transfer device that now has the higher level will turn on, causing positive charge to transfer from the internal node onto capacitor C2. Capacitor C2 is larger in value than the internal node capacitor C1 and as a result produces voltage gain thereupon. A differential signal appears across nodes 1 and 2. To further amplify this signal, the cross-coupled pair is activated by turning on device T5. This ends the cycle.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]