Browse Prior Art Database

Loop Computing System

IP.com Disclosure Number: IPCOM000087149D
Original Publication Date: 1976-Dec-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 42K

Publishing Venue

IBM

Related People

Gates, HR: AUTHOR

Abstract

A plurality of functionally independent microprocessors are connected to a high performance loop to form a reliable, self-diagnosing multiprocessor system. The system may be easily expanded to handle various applications without changing architecture or operating system hardware.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Loop Computing System

A plurality of functionally independent microprocessors are connected to a high performance loop to form a reliable, self-diagnosing multiprocessor system. The system may be easily expanded to handle various applications without changing architecture or operating system hardware.

Fig. 1 shows a plurality of control processors CP(i)...CP(j) and sub- processors SP(ia)...SP(nm) connected between a command/instruction loop 10 and a storage and/or input/output (I/O) bus 12. The storage and I/O bus 12 may be common or separated. A main store 14 is connected to the bus 12. Local store 16 is included in the main store 14 for the processors and subprocessors. Alternatively, the local store may be distributed with the various processors.

In Fig. 2, each processor includes a large-scale integration (LSI) chip 20 which represents a function interface between a processor function and decode/drive loops, storage buses and other external lines and a chip 22 which does the actual processing. The chip 20 may be bipolar to achieve the necessary performance and good driving capabilities. However, it is not necessary that it be bipolar nor that it be on a separate chip. Similarly, chip 22 may be in any appropriate technology.

Loop 10 is connected to input registers 24 in the chip 20. The register positions are not actual physical bit registers but represent loop timing slots. All bits are processed in an error correction logic element 26. A command address mask selects the data addr...