Browse Prior Art Database

Extending Data Window of One Transistor Memory Cell

IP.com Disclosure Number: IPCOM000087339D
Original Publication Date: 1977-Jan-01
Included in the Prior Art Database: 2005-Mar-03
Document File: 2 page(s) / 55K

Publishing Venue

IBM

Related People

Eichelmann, FJ: AUTHOR

Abstract

The memory cycle of a one-transistor memory cell is controlled by a fixed train of pulses from an oscillator. The data window (time that data is available) of this memory cell is limited to the oscillator period. Fig. 1 shows an example of the current operation of a one-transistor memory cell with the data window occurring at T12. This data window can be extended by controlling the oscillator period at, or during, data output time.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Extending Data Window of One Transistor Memory Cell

The memory cycle of a one-transistor memory cell is controlled by a fixed train of pulses from an oscillator. The data window (time that data is available) of this memory cell is limited to the oscillator period. Fig. 1 shows an example of the current operation of a one-transistor memory cell with the data window occurring at T12. This data window can be extended by controlling the oscillator period at, or during, data output time.

Control logic that would extend the data window is shown in Fig. 2. After memory is selected, the counter counts the number of oscillator pulses. In this example, when the 12th pulse is reached, it is latched and inverted. The resultant 12 pulse is inputted to an AND circuit with the oscillator input. The output of the AND circuit together with the ANDed output of the data received from the Memory User and the oscillator are OR gated together. At the end of the memory cycle, the counter and latch are reset. Fig. 3 shows the extended memory operation that could result.

The memory operation is extended without increasing the frequency of the oscillator's period to facilitate latching. The user can latch and use the data from the memory cell consistent with his control logic BSM (basic storage module) and specific logic technology.

1

Page 2 of 2

2

[This page contains 7 pictures or other non-text objects]