Browse Prior Art Database

Pulse Powered Programmable Logic Array

IP.com Disclosure Number: IPCOM000088913D
Original Publication Date: 1977-Aug-01
Included in the Prior Art Database: 2005-Mar-04
Document File: 2 page(s) / 35K

Publishing Venue

IBM

Related People

Wu, WW: AUTHOR

Abstract

The addition of latches 10 and 12 permits the pulse powering of the input decoders 14 and the AND array 16 and the OR array 18 in the manner illustrated in Fig. 2. This cuts dissipation of the programmable

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Pulse Powered Programmable Logic Array

The addition of latches 10 and 12 permits the pulse powering of the input decoders 14 and the AND array 16 and the OR array 18 in the manner illustrated in Fig. 2. This cuts dissipation of the programmable

1

Page 2 of 2

2

[This page contains 1 picture or other non-text object]