Browse Prior Art Database

Bit Line Restore Shorting Technique

IP.com Disclosure Number: IPCOM000089225D
Original Publication Date: 1977-Oct-01
Included in the Prior Art Database: 2005-Mar-04
Document File: 2 page(s) / 39K

Publishing Venue

IBM

Related People

Gray, KS: AUTHOR

Abstract

A shorting technique reduces the time to restore the bit lines in high density single field-effect transistor-capacitor storage cell memory arrays which use cross-coupled sense amplifiers employing charge transfer of the type disclosed in the IBM Technical Disclosure Bulletin, Vol. 19, No. 2, July 1976, pp. 407-408.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 76% of the total text.

Page 1 of 2

Bit Line Restore Shorting Technique

A shorting technique reduces the time to restore the bit lines in high density single field-effect transistor-capacitor storage cell memory arrays which use cross-coupled sense amplifiers employing charge transfer of the type disclosed in the IBM Technical Disclosure Bulletin, Vol. 19, No. 2, July 1976, pp. 407- 408.

In the operation of the circuit shown in Fig. 1, after a signal is applied to node A or B from a memory cell via the left or right bit line and corresponding transistor T1 or T2, the AMP pulse is applied to amplify or increase the signal on node A or B, and the latch circuit formed by transistors T3 and T4 is set by dropping the phase voltage Phi to zero. At this point in the cycle of operation of the memory array, one of the bit lines, left or right, is up and the other is down.

In order to restore both the left and right bit lines to the same high voltage, VH minus a voltage threshold VT, a shorting pulse ESH is applied at time t3 to the gate electrodes of shorting transistors T5 and T6 which interconnect the left and right bit lines. If it is assumed that the left bit line was at VH-VT and the right bit line was at zero volts, the left bit line voltage will drop, discharging into the right bit line and thus raising the voltage on the right bit line until the two lines are at the same voltage, as indicated in Fig. 2 at time t4.

Thereafter, the restore latch pulse RL turns on transistors T7 and T8 to charge the le...