Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Major Minor Loop Bubble Memory With Even Number of Bits in Minor Loops

IP.com Disclosure Number: IPCOM000089406D
Original Publication Date: 1977-Oct-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 32K

Publishing Venue

IBM

Related People

Cohen, MS: AUTHOR [+2]

Abstract

In the major/minor loop bubble domain memory, storage of information is in the minor loops while the major loop has an input/output function. In such memories having dense arrays of minor loops with symmetrical corners on both ends of the minor loops, the number of bits in each minor loop is an odd number. This provides architectural restrictions in the design of bubble device chips and systems. These problems can be overcome with clever chip and system designs in order to minimize the architectural restrictions so that they affect only certain applications. However, it is desirable that the restrictions be removed in a manner which does not affect the overall performance of the chip or system.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 96% of the total text.

Page 1 of 2

Major Minor Loop Bubble Memory With Even Number of Bits in Minor Loops

In the major/minor loop bubble domain memory, storage of information is in the minor loops while the major loop has an input/output function. In such memories having dense arrays of minor loops with symmetrical corners on both ends of the minor loops, the number of bits in each minor loop is an odd number. This provides architectural restrictions in the design of bubble device chips and systems. These problems can be overcome with clever chip and system designs in order to minimize the architectural restrictions so that they affect only certain applications. However, it is desirable that the restrictions be removed in a manner which does not affect the overall performance of the chip or system.

In general, an even number of bits per minor loop may be obtained by using appropriate complementary (not identical) corner designs on each end of the minor loop. The drawing indicates one example of a minor loop using complementary corner designs which makes it possible to have an even number of bits per minor loop regardless of the length of the minor loop. For purposes of illustration, the bit positions with this orientation of the drive field H are indicated by the presence of bubble domains B. This design can be implemented on devices using bubble domains of varying size, for instance, 5 micron and 2 micron bubbles or smaller. Reasonable margin overlap with propagation elements is achieved.

1

Page...