Browse Prior Art Database

DNC Retransmission Error Method

IP.com Disclosure Number: IPCOM000090031D
Original Publication Date: 1969-Jan-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

Wortzman, D: AUTHOR

Abstract

The method provides a parity check in a system for sending a stream of data for numerical control of machine tools from a central point to registers for data in servos for machine tools. Oscillator 2 streams pulses to interpolation adder 3 and to parity generator 4. This receives data, i.e., overflows, from adder 3 to provide pulses to parity check unit 5 at the receiving end of transmission media 6. Adder 3 generally represents several parallel circuits having parallel outputs. In this case, generator 4 reverses the parity line whenever an odd number of input lines change their states. Data also passes to unit 5 from adder 3. Timer 7 receives data and parity signals from unit 5 and provides an error output if parity fails to check for a time period, which error output cuts off inverter 8.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

DNC Retransmission Error Method

The method provides a parity check in a system for sending a stream of data for numerical control of machine tools from a central point to registers for data in servos for machine tools. Oscillator 2 streams pulses to interpolation adder 3 and to parity generator 4. This receives data, i.e., overflows, from adder 3 to provide pulses to parity check unit 5 at the receiving end of transmission media 6. Adder 3 generally represents several parallel circuits having parallel outputs. In this case, generator 4 reverses the parity line whenever an odd number of input lines change their states. Data also passes to unit 5 from adder 3. Timer 7 receives data and parity signals from unit 5 and provides an error output if parity fails to check for a time period, which error output cuts off inverter 8. The latter is used to enable the registers for the correctly transmitted data. Timer 7 also inhibits an add cycle by oscillator 2 and resets the data lines of oscillator 2. Data is held by transmitter until a correct parity condition is signalled back to oscillator 2.

1

Page 2 of 2

2

[This page contains 1 picture or other non-text object]