Browse Prior Art Database

Ferrite Memory Package

IP.com Disclosure Number: IPCOM000090368D
Original Publication Date: 1969-Apr-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 71K

Publishing Venue

IBM

Related People

Betz, RJ: AUTHOR

Abstract

A coaxial cable can be employed in a three-dimensional memory to supply X and Y drive currents to the cores in the memory. Cores 10 of the memory are placed flat in apertures 12 in ceramic core frames 14 in which Z drive and sense line wiring 16 is formed by printed circuit techniques. With cores 10 in position, eyelets 18 are placed over cores 10 and soldered to printed circuitry 16 to complete the Z drive line wiring. Core frames 14 are then stacked one on top of the other with the apertures of cores 10 aligned and coaxial cables are passed down through the apertures. Inner conductors 20 of these cables then function as the X drive lines for the cores through which they pass. The outer shields 22 of the coaxial cables serve as the Y drive lines for addressing cores 10.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Ferrite Memory Package

A coaxial cable can be employed in a three-dimensional memory to supply X and Y drive currents to the cores in the memory. Cores 10 of the memory are placed flat in apertures 12 in ceramic core frames 14 in which Z drive and sense line wiring 16 is formed by printed circuit techniques. With cores 10 in position, eyelets 18 are placed over cores 10 and soldered to printed circuitry 16 to complete the Z drive line wiring. Core frames 14 are then stacked one on top of the other with the apertures of cores 10 aligned and coaxial cables are passed down through the apertures. Inner conductors 20 of these cables then function as the X drive lines for the cores through which they pass. The outer shields 22 of the coaxial cables serve as the Y drive lines for addressing cores 10.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]