Browse Prior Art Database

Redundant Clock Magnetic Recording

IP.com Disclosure Number: IPCOM000090788D
Original Publication Date: 1969-Jul-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 36K

Publishing Venue

IBM

Related People

Sworakowski, MT: AUTHOR

Abstract

In a recording technique, the binary value of clock bits is a function of the previous binary data transition. For example, if the previous data bit is a 1, then the clock bit is a 0. Conversely, if the previous data bit is a 0, then the clock bit is a 1. The clock bits are compared to data bits to determine whether an error is present. In this circuit, the data and clock bits are separated in proper time relation by serial-parallel converter and bit separator 10, controlled by variable frequency oscillator 12. The data and clock bits are channeled through separate registers 14 and 16, respectively, to Exclusive-Or 18. If the latter does not sense either a data or clock bit at a defined time, an error signal is developed and passed to an error output network 20.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Redundant Clock Magnetic Recording

In a recording technique, the binary value of clock bits is a function of the previous binary data transition. For example, if the previous data bit is a 1, then the clock bit is a 0.

Conversely, if the previous data bit is a 0, then the clock bit is a
1. The clock bits are compared to data bits to determine whether an error is present. In this circuit, the data and clock bits are separated in proper time relation by serial-parallel converter and bit separator 10, controlled by variable frequency oscillator 12.

The data and clock bits are channeled through separate registers 14 and 16, respectively, to Exclusive-Or 18. If the latter does not sense either a data or clock bit at a defined time, an error signal is developed and passed to an error output network 20. In such case, a data bit or clock bit is inserted for the missing bit.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]