Browse Prior Art Database

Gated Pulse Stretcher

IP.com Disclosure Number: IPCOM000090891D
Original Publication Date: 1969-Aug-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 48K

Publishing Venue

IBM

Related People

Cochrane, FP: AUTHOR

Abstract

This gated pulse stretcher circuit accepts pulses only during a predetermined gating period. It operates by detecting the peak voltage level of an incoming pulse and holding that level as a slowly decaying DC voltage while the signal is digitized. Other circuits have limited frequency response and utilize linear gate circuits including delay line amplifiers in series with the signal which degrade performance due to temperature sensitivity and switching transient sensitivity.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 58% of the total text.

Page 1 of 2

Gated Pulse Stretcher

This gated pulse stretcher circuit accepts pulses only during a predetermined gating period. It operates by detecting the peak voltage level of an incoming pulse and holding that level as a slowly decaying DC voltage while the signal is digitized. Other circuits have limited frequency response and utilize linear gate circuits including delay line amplifiers in series with the signal which degrade performance due to temperature sensitivity and switching transient sensitivity.

In the reset or quiescent state, transistor 1 is maintained at a reference voltage VO developed by a constant current source including transistor 3 across a resistor which is connected to one side of capacitor 5. A negative input pulse is applied via input terminal 7 and through emitter follower 9 to the base of transistor 11 which together with transistor 12 comprises a voltage comparator circuit. Prior to receipt of the input pulse, a gate signal comprising a negative transition is applied via terminal 13 to a sample switch circuit comprising transistors 15 and 17 interconnected to a voltage reference source 19. The resultant output from the sample switch circuit is applied via conductor 21 to the base of transistor 23 which together with transistor 25 and associated circuitry comprises a current switching circuit which provides the charging current for capacitor 5. Transistors 9 and 10 are emitter-follower inputs to the comparators which include diodes 27 and 29 to pr...