Browse Prior Art Database

A shift Register Employing Josephson Junctions

IP.com Disclosure Number: IPCOM000090918D
Original Publication Date: 1969-Aug-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 36K

Publishing Venue

IBM

Related People

Terman, LM: AUTHOR

Abstract

This shift register employs Josephson junctions. In drawing A, information is stored in conductive loops 1 and 2 of stage N by the circulation of current in them. The direction of the current determines the binary nature of the information. By virtue of the magnetic field provided by the circulating current of loop 1, the impedance condition of Josephson junctions 3 and 4 in the succeeding loop 2 is controlled. Current flow in one direction in loop 1 causes Josephson junction 3 to assume a high impedance state. Current flow in the opposite direction causes Josephson junction 4 to assume a high impedance condition. When a pulse I phi 2 is applied to loop 2, the direction of current flow is established by which one of the junctions 3 and 4 is in the high impedance condition.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 74% of the total text.

Page 1 of 2

A shift Register Employing Josephson Junctions

This shift register employs Josephson junctions. In drawing A, information is stored in conductive loops 1 and 2 of stage N by the circulation of current in them. The direction of the current determines the binary nature of the information. By virtue of the magnetic field provided by the circulating current of loop 1, the impedance condition of Josephson junctions 3 and 4 in the succeeding loop 2 is controlled. Current flow in one direction in loop 1 causes Josephson junction 3 to assume a high impedance state. Current flow in the opposite direction causes Josephson junction 4 to assume a high impedance condition. When a pulse I phi 2 is applied to loop 2, the direction of current flow is established by which one of the junctions 3 and 4 is in the high impedance condition.

Removal of driving pulse I phi 2, because of inductance considerations, maintains the circulation of current in the same direction within loop 2. Current continues to circulate until disturbed by a phase pulse. The alternate activation of the phase pulses shifts information through the register. The shift register consists of a number of loop pairs similar to loops 1 and 2 connected in tandem to form a ring. Information is shifted by alternately activating the phi 1 and phi 2 current pulses. The current pulses can be fed through all loops in series or in parallel. Parallel feeding provides the best performance but at the expense of high current req...