Browse Prior Art Database

Buffer Storage Address System for Increment and Decrement of Two Storage Addresses

IP.com Disclosure Number: IPCOM000090990D
Original Publication Date: 1969-Sep-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Johnson, DW: AUTHOR [+2]

Abstract

A storage unit is shared by two utilization devices on a time interleaved basis. The storage addresses have to be both incremented and decremented in accordance with the operation performed. Only one address counter is utilized. The same register always effects the memory addressing function.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 56% of the total text.

Page 1 of 2

Buffer Storage Address System for Increment and Decrement of Two Storage Addresses

A storage unit is shared by two utilization devices on a time interleaved basis. The storage addresses have to be both incremented and decremented in accordance with the operation performed. Only one address counter is utilized. The same register always effects the memory addressing function.

Information received by storage unit 11 from I/O unit 13 is retained in storage and then transmitted to line adapter 15 for communication line transmission. Receipt and transmission functions are shared on a time basis. The storage address for the input of information and the storage address for the output of information are retained in N-bit storage latch registers 17, 19, and 21. Registers 17 and 19 are connected to form a binary counter. The latch stages of register 17 steer the latch stages of register 19. Register 21 stores the storage address not currently operated on by the counter. By transferring the two storage addresses back and forth among the registers, either storage address can be incremented or decremented in the counter while the other is stored. At the end of each storage address cycle, register 19 is sampled to specify the desired storage location.

Clock 23 provides a series of pulses to counter 25 which produces a series of output pulses T1...T10. Counter 25 permutes from T3 to T6 and from T7 to T10 when the storage address is incremented and counts with no permutation when...