Browse Prior Art Database

Triple Head Stepper Motor Control

IP.com Disclosure Number: IPCOM000091069D
Original Publication Date: 1969-Oct-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 51K

Publishing Venue

IBM

Related People

Fleek, AE: AUTHOR [+3]

Abstract

Emitter heads 10, 12, and 14, and a single track emitter wheel 16 are used to control and check the operation of a printer carriage stepper motor not shown. Assume the motor is stopped with heads 10, 12, and 14 positioned as shown. Head 12 is halfway between teeth 16a and 16b. A carriage CO pulse, applied to GO latch 20, turns on and fires single-shot 22. This advances Decode counter 24 through Or 26 and advances Motor Drive triggers TA and TB. Inverter 23 prevents a possible pulse from head 10 through Or 27 and single-shot 29 from being effective by inhibiting And 25.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 69% of the total text.

Page 1 of 2

Triple Head Stepper Motor Control

Emitter heads 10, 12, and 14, and a single track emitter wheel 16 are used to control and check the operation of a printer carriage stepper motor not shown. Assume the motor is stopped with heads 10, 12, and 14 positioned as shown. Head 12 is halfway between teeth 16a and 16b. A carriage CO pulse, applied to GO latch 20, turns on and fires single-shot 22. This advances Decode counter 24 through Or 26 and advances Motor Drive triggers TA and TB. Inverter 23 prevents a possible pulse from head 10 through Or 27 and single-shot 29 from being effective by inhibiting And 25.

This causes the motor to start and an emitter tooth such as 16b passes under head 12. A pulse is produced, which through amplifier 28b turns on latch B through And 30b, Anded with Decode 2, as the counter 24 is advanced through Or 27. The turning on of latch B results in the pulse being propagated through Delay single-shots 32a and 32b and inverter 32c, from And 36b and Or 38 to Ant
40. Single-shots 32a and 32b provide that the checking pulse arrives at And 40 just after Decode 2 from Or 42 causes the other leg of And 40 to drop through inverter 44. Hence, the enable And condition for And 44 is not satisfied, and no error signal is produced at Or 46.

A Not Select latch 48, set through Or 49 by any one of the A, B, or C latches being set, prevents any further signals reaching the others until a Reset signal is applied. If the motor starts from a position other than...