Browse Prior Art Database

Simultaneous Continuity and Shorts Testing

IP.com Disclosure Number: IPCOM000091362D
Original Publication Date: 1968-Jan-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 42K

Publishing Venue

IBM

Related People

Thorsdale, WA: AUTHOR

Abstract

Printed circuit card 10 has terminals 11 connected through leads 12 to patchboard 13, in turn connected through leads 14 to circuit selector 15. Land terminals 16 of card 10 are connected by leads 17 through a patchboard 18 to a bank of standard resistors R1...Rm to a resistance measurement tester 19. Patchboards 13 and 18 comprise plural connection patterns and are interchangeable to obtain various interconnections from boards 10 to R1...Rm for various parameters of circuits Rn1...Rn.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 88% of the total text.

Page 1 of 2

Simultaneous Continuity and Shorts Testing

Printed circuit card 10 has terminals 11 connected through leads 12 to patchboard 13, in turn connected through leads 14 to circuit selector 15. Land terminals 16 of card 10 are connected by leads 17 through a patchboard 18 to a bank of standard resistors R1...Rm to a resistance measurement tester 19. Patchboards 13 and 18 comprise plural connection patterns and are interchangeable to obtain various interconnections from boards 10 to R1...Rm for various parameters of circuits Rn1...Rn.

For continuity testing, the path for measuring circuit Rn1 is from selector point 1, through patchboard 13 through circuit Rn1, through R1, through the common return line 20 to tester 19. In printed circuit cards, the length of circuits Rn1...Rn is relatively short and, therefore, Rn1 is small relative to R1 and tester 19 measures essentially R1, if continuity exists. If an open circuit exists, Rn1 is large compared to R1, and tester 19 registers a measurement larger than R1.

In a short circuit between any circuits Rn1...Rn, the test circuit from selector 15 includes a paralleling of more than one resistor R1...Rm through common lead 20 to tester 19. The resistance measured by the tester 19 is then less than any single resistance R1...Rm for the selected test circuit. Tester 19 has provision for comparing the tested circuit resistance with the individual test resistors R1...Rm and producing an output to a recorder, or the like, which indic...