Browse Prior Art Database

Method of Testing

IP.com Disclosure Number: IPCOM000091602D
Original Publication Date: 1968-Mar-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 53K

Publishing Venue

IBM

Related People

Bennett, JP: AUTHOR [+3]

Abstract

A circuit array comprising elements 5 arranged in arbitrary order includes networks NT1, NT2, and NT3 interconnecting elements 5. The array is tested for short circuits between the networks. This is effected by interconnecting in common, for each network in turn, all elements 5 of a lower order than the lowest-order element in the network and detecting the electrical condition, which should be open, between the lowest-order element of the network and the interconnected lower-order elements. For NT1 the lowest-order element 5 is located at position 09, 01. The lower-order elements with respect to NT1 are in the shaded portion L01. The lower-order elements with respect to NT2 are in the shaded portion L02 which includes the portion L01.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Method of Testing

A circuit array comprising elements 5 arranged in arbitrary order includes networks NT1, NT2, and NT3 interconnecting elements 5. The array is tested for short circuits between the networks. This is effected by interconnecting in common, for each network in turn, all elements 5 of a lower order than the lowest-order element in the network and detecting the electrical condition, which should be open, between the lowest-order element of the network and the interconnected lower-order elements. For NT1 the lowest-order element 5 is located at position 09, 01. The lower-order elements with respect to NT1 are in the shaded portion L01. The lower-order elements with respect to NT2 are in the shaded portion L02 which includes the portion L01. If a short circuit 17 exists between NT1 and NT3, it is detected when network NT3 is tested. This is because the condition between the lowest-order element of NT3, located at position 05, 06 and the interconnected lower-order elements in shaded portion L03, which includes the portions L01 and L02, are not open.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]