Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Video Measuring System

IP.com Disclosure Number: IPCOM000092041D
Original Publication Date: 1968-Aug-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Related People

Turtis, AC: AUTHOR

Abstract

The system effects automatic comparator inspection of small mechanical parts, e.g., part 10. The latter is positioned in the optical field of a vidicon camera 12 and scanned by it. The output of camera 12, which consists of an electrical analog of the image being scanned and synchronizing, sync, pulses, is fed to a video-sync separator 14 where the video signal is separated from the sync signal. The video signal is then fed to analog-to-digital converter 16 which is connected to And 18.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 61% of the total text.

Page 1 of 2

Video Measuring System

The system effects automatic comparator inspection of small mechanical parts, e.g., part 10. The latter is positioned in the optical field of a vidicon camera 12 and scanned by it. The output of camera 12, which consists of an electrical analog of the image being scanned and synchronizing, sync, pulses, is fed to a video-sync separator 14 where the video signal is separated from the sync signal. The video signal is then fed to analog-to-digital converter 16 which is connected to And 18.

Only the center three-quarters of the horizontal scan portion of the video signal is used. The sync output from separator 14 is therefore fed to delay device 20 that suppresses gating for a period sufficient to blank out the leading one eighth of the horizontal video scan data. Delay 20, after this period, actuates holdover trigger 22 which pulses And 18. Latch 36 is on at this time and trigger 22 stays on for a predetermined period, sufficient to gate out a portion of the video signal.

Trigger 22 also gates clock 24 on. Memory address register 26 then steps through sufficient locations in storage 28 in computer 29 during the predetermined period that trigger 22 is on to receive digitized video data over bus
30.

Trigger 22 stops clock 24 after the predetermined period which is calculated to suppress or blank out the trailing one eighth of the horizontal video scan signal. Separator 14 also advances binary line counter 32 that is initially reset by an output...