Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Expanding Bit Resolution of An A to D Converter

IP.com Disclosure Number: IPCOM000092368D
Original Publication Date: 1967-Dec-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 32K

Publishing Venue

IBM

Related People

Gambrel, DR: AUTHOR

Abstract

Given an M-level A-to-D converter, which has parallel conversion and produces one-out-of-M information, the best resolution can be extended by dividing the input signal into slices and using more than one M-level A-to-D converter. Each slice of the input signal can then be digitized by its corresponding A-to-D converter. The outputs of each A-to-D converter are then Ored together to give the total digital output.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 88% of the total text.

Page 1 of 2

Expanding Bit Resolution of An A to D Converter

Given an M-level A-to-D converter, which has parallel conversion and produces one-out-of-M information, the best resolution can be extended by dividing the input signal into slices and using more than one M-level A-to-D converter. Each slice of the input signal can then be digitized by its corresponding A-to-D converter. The outputs of each A-to-D converter are then Ored together to give the total digital output.

The input analog signal is fed into slicer-amplifiers 1 and 2. Slicer-amplifier 1 passes the lower range of voltages to the first 8-level 3-bit A-to-D converter 4. Slicer-amplifier 2 passes the higher range of voltages to the 8-level 3-bit A-to-D converter 3. Both A-to-D converters digitize the analog voltage fed to it. A-to-D converter 4 has an output signal on output line 2/3/ and no output signals on 2/0/, 2/1/, and 2/2/ whenever its maximum input voltage value is exceeded. The output from slicer-amplifier 1 has a value one level more than the maximum input value allowable to A-to-D converter 4. Therefore, whenever there is an output out of A-to-D converter 3, the output of A-to-D converter 4 2/3/ is equal to a 1 and 2/2/, 2/1/, and 2/0/, all equal to a zero. It is impossible for the 2/0/, 2/1/, and 2/2/ lines of A-to-D converter 3 to be activated at the same time as the 2/0/, 2/1/, and 2/2/ output lines from the A-to-D converter 4 are activated.

By this method, two 8-level 3-bit A-to-D converters can be...