Browse Prior Art Database

Buffering of Request Unit Addresses

IP.com Disclosure Number: IPCOM000092560D
Original Publication Date: 1966-Dec-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 51K

Publishing Venue

IBM

Related People

Carlson, HA: AUTHOR [+3]

Abstract

When each of a plurality of data using units of a large processing system can individually request data in interleaved timing from data storage units having different cycling speeds, devices must be provided to determine the one of the requesting units to which a returned data word is to be transmitted. This can be realized by synchronizing the identification of a requesting unit with a data word return. Where the storage units are of varying speed or operate subject to interruptions, this can become very complicated.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 56% of the total text.

Page 1 of 2

Buffering of Request Unit Addresses

When each of a plurality of data using units of a large processing system can individually request data in interleaved timing from data storage units having different cycling speeds, devices must be provided to determine the one of the requesting units to which a returned data word is to be transmitted. This can be realized by synchronizing the identification of a requesting unit with a data word return. Where the storage units are of varying speed or operate subject to interruptions, this can become very complicated.

This arrangement solves the synchronizing problem by enabling the storage unit to identify the requesting unit which is to receive the fetched data. A plurality of I/O channels 1 put their data requests on a bus 2 in a sequential manner. These requests are buffered in set 3 of buffer registers 4. The selection of a register 4 is determined by ingate control circuit 5. The buffered data includes the identification of the requesting channel 1. As soon as any required storage unit 6 is available, a buffered request for that unit is transmitted to it from register 4 over store request bus 7, through outgate controls 8, and register 4 is reset. Such request includes both the address at which the data is stored within store 6 and the identification of the requesting channel 1. The address is held in storage address register 9 for the selected store 6. The channel identification is gated into a portion 10 of the storage...