Browse Prior Art Database

Interlaced Scanistor

IP.com Disclosure Number: IPCOM000092714D
Original Publication Date: 1967-Feb-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

van Steenis, H: AUTHOR

Abstract

Scanistor 1, a solid state light scanne r, has the form of either a lumped circuit as shown or an integrated semiconductor circuit. In either case, increased speed and resolution are gained by the provision of two common busse s 2a and 2b, rather than the conventional single bus. A series-parallel mode of operation of two interlaced scanistors biased from bleeder 3 is obtained.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 65% of the total text.

Page 1 of 2

Interlaced Scanistor

Scanistor 1, a solid state light scanne r, has the form of either a lumped circuit as shown or an integrated semiconductor circuit. In either case, increased speed and resolution are gained by the provision of two common busse s 2a and 2b, rather than the conventional single bus. A series-parallel mode of operation of two interlaced scanistors biased from bleeder 3 is obtained.

Scanistor 1 basically comprises a plurality of back-to-back diode pairs 4 and 5 connected between the taps of voltage divider 3 and either bus 2a or bus 2b. Diode 4 of each pair, is a photodiode.

Diode 5 serves as blocking diode. Bleeder 3 is fed by DC source 6. Sweep voltage gneerator 7 gradually decreases the positive bias of all diode pairs and successively reverses the bias polarity for each diode pair. A light pattern incident on the linear array of diodes 4 is translated into a varying signal current during the sweep. Such occurs as each successive diode pair starts to deliver a signal current contribution to bus 2, when its bias reverses, dependent of the received amount of light. The output current from terinals 8a and 8b is differentiated to obtain a video signal voltage.

This video exhibits optimum resolution only if the voltage separation of consecutive diode terminals along the bleeder is above a certain minimum value dependent of diode characteristics. On the other hand, total bleeder voltage must not exceed diode breakdown voltage. Consequently, the total...