Browse Prior Art Database

Variable Memory Structure

IP.com Disclosure Number: IPCOM000092798D
Original Publication Date: 1967-Feb-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 52K

Publishing Venue

IBM

Related People

Lehman, M: AUTHOR

Abstract

In any modular storage system the mode of interleaving can be determined directly by the manner in which the binary address is decoded. Thus, an a-bit address can be divided into two parts of length b and c bits where the b bits select any one of 2/b/ words or addresses and the c bits select any one of 2/c/ modules. With this method, if the c bits selecting the module are taken from the most significant end of the address word, addressing is sequential and noninterleaved. Taking the c bits from the least significant end gives a partial interleaving, as does a splitting up of the c bits into c(1), c(2) (c(1) + c(2) = c) with b between them. Suppose, for example, b is 14, c is 5, and the total address length is 19 bits.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 64% of the total text.

Page 1 of 2

Variable Memory Structure

In any modular storage system the mode of interleaving can be determined directly by the manner in which the binary address is decoded. Thus, an a-bit address can be divided into two parts of length b and c bits where the b bits select any one of 2/b/ words or addresses and the c bits select any one of 2/c/ modules. With this method, if the c bits selecting the module are taken from the most significant end of the address word, addressing is sequential and noninterleaved. Taking the c bits from the least significant end gives a partial interleaving, as does a splitting up of the c bits into c(1), c(2) (c(1) + c(2) = c) with b between them. Suppose, for example, b is 14, c is 5, and the total address length is 19 bits.

Various methods are shown in the drawings where, for the purpose of this part of the article, the d bits should be ignored. Many other methods are possible since the b and c bits can be interspersed in any way desired.

The drawings show that the memory structure need not be fixed once and for all but can be made variable under control of the user. The method obtained depends on the way the address bits are decoded, that is, selected to b and c decoders respectively. Thus, by interposing a switching or shift network between the memory address register and the b and c decoding network, the storage structure can be changed at will. The switching network or other mechanism which controls the interleaving method or permits an ef...