Browse Prior Art Database

Bank of Memories System for Multiword Access

IP.com Disclosure Number: IPCOM000092799D
Original Publication Date: 1967-Feb-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 53K

Publishing Venue

IBM

Related People

Coleman, CD: AUTHOR [+2]

Abstract

The memory organization permits consideration of a set of W three-dimensional conventional memory arrays as a single two-dimensional array. In the latter a set of consecutive words 1... W in the pseudo-array can be simultaneously accessed along a single row or single column.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 71% of the total text.

Page 1 of 2

Bank of Memories System for Multiword Access

The memory organization permits consideration of a set of W three- dimensional conventional memory arrays as a single two-dimensional array. In the latter a set of consecutive words 1... W in the pseudo-array can be simultaneously accessed along a single row or single column.

As an example, in drawing 1 there are 64 words, addresses 0 to 63 inclusive, in the total system. Up to four adjacent words in either an X or Y direction can be simultaneously accessed. Thus words 9, 10, 1 1, and 12 or words 10, 18, 26, and 34 can be accessed simultanously. To accomplish this, four conventional memories of 16 words each are used, each with its own Memory Address Register 20 and Data Register 40 as shown in drawing 2. Memory 1 contains words 0, 4, 1 1, 15, 18, 22, 25, 29, 32, 36, 43, 47, 50, 54, 57, and 61. Memory 2 contains words 1, 5, 8, 12, 19, 23, 26, 30, 33, 37, 40, 44, 51, 55, 58, and 62. Memory 3 contains words 2 6 9, 13, 16, 20, 27, 31, 34, 38, 41, 45, 48, 52, 59 and
63. Memory 4 contains words 3, 7, 10, 14, 17, 21, 24, 28, 35, 39, 42, 46, 49, 53, 56, and 60.

This as~ignment of memory words is indicated by the dotted lines that thread drawing 1. The system is addressed by the address placed in Main Memory Address Register 6. One bit of this address determines whether the access is to be along a row or a column. Another portion of this address specifies the first word in either an X or Y direction. Still another portion of t...