Browse Prior Art Database

Shift Register

IP.com Disclosure Number: IPCOM000092995D
Original Publication Date: 1967-Apr-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 27K

Publishing Venue

IBM

Related People

Anderson, PN: AUTHOR

Abstract

The shift register has a first series of And-Or-Invert AOI latches B1...Bn, only two of which are shown. Each latch provides an output representative of its bit contents. The register also has a second series of AOI latches A1...An providing inputs into the B section and temporary storage of bits being shifted.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 92% of the total text.

Page 1 of 2

Shift Register

The shift register has a first series of And-Or-Invert AOI latches B1...Bn, only two of which are shown. Each latch provides an output representative of its bit contents. The register also has a second series of AOI latches A1...An providing inputs into the B section and temporary storage of bits being shifted.

In operation, successive bits are loaded into the register through the low- order latch Al and those bits already in the register are shifted to higher orders. At the beginning of an entry and shift operation, B1...Bn are loaded and A1...An are reset. Then, coincident Data input and Set A pulses are applied to A1 causing the data represented by such input signals to be entered into A1. The output of each B latch is fed by line 1 to the input of the next higher order A latch to provide a data input to it. The Set A pulse is also applied to the higher order latches to thus cause the higher order latches A2...An to be set in accordance with the contents of latches B1...Bn-1.

Next, a Reset B pulse is applied to B1...Bn to reset all B latches. Then a Set B pulse is applied to the inputs of B1...Bn which, because the outputs of A1...An are fed to the input of B1...Bn via lines 2, causes latches B1...Bn to be set in accordance with the contents of A1...An. Then a Reset A pulse is applied to A1...An to place the register in condition for the next entry and shifting operation. In shifting, the contents of Bn can be shifted out of the register or appl...