Browse Prior Art Database

Clocking Circuit

IP.com Disclosure Number: IPCOM000093001D
Original Publication Date: 1967-Apr-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 60K

Publishing Venue

IBM

Related People

Dorrell, CE: AUTHOR [+2]

Abstract

The system in A provides clock pulses which are synchronized with an asynchronously appearing data signal within a predetermined time interval. Oscillator 5 supplie s recurrent signals to single-shot pulse generator 7, the output of which is a series of pulses having a predetermined width P. These pulses are supplied to a series of cascade-connected delay devices 9, 11, and 13, the outputs of which provide a plurality of delayed or staggered pulses.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 68% of the total text.

Page 1 of 2

Clocking Circuit

The system in A provides clock pulses which are synchronized with an asynchronously appearing data signal within a predetermined time interval. Oscillator 5 supplie s recurrent signals to single-shot pulse generator 7, the output of which is a series of pulses having a predetermined width P. These pulses are supplied to a series of cascade-connected delay devices 9, 11, and 13, the outputs of which provide a plurality of delayed or staggered pulses.

The relationship of the oscillator output and the generated pulses is shown at B and indicated by the pulses designated 1....4. The pulse widths and the number of pulses are arranged so that they add up to one period of the oscillator, or the basic cycle of operation for the system. The staggered output pulses 1...4 are supplied to And's 15, 17, 19, and 21. Here they are combined with an incoming G signal from the data source together with inhibiting signals so that one and only one output from the And's can be supplied at any one time. The outputs of the And's are supplied to corresponding latches to set the latches on when the proper input conditions are met in the associated And. The outputs of the latches are supplied to a plurality of And's where they are combined with the staggered pulse outputs 1...4 to provide a plurality of signals. These are combined in two groups in Or's 23 and 25, the outputs of which supply pulses at A and B times as shown in drawing B. The negated or off outputs of the l...