Browse Prior Art Database

Fast Data Switch

IP.com Disclosure Number: IPCOM000093047D
Original Publication Date: 1967-Apr-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Berding, AR: AUTHOR

Abstract

The circuit comprises a plurality of networks. Each network includes four And's connected in parallel relationship. These networks are Ored through transistors 1...4 to common output bus B1. Only one network is completely shown. The others are connected to the bases of transistors 2, 3, and 4. The network shown in detail includes a first And consisting of transistors 5 and 6 and 14 and 15 with inputs G1 and D1. The network has a second And consisting of transistors 7 and 8 and 16 and 17 with inputs G2 and D2. A third And of the network includes transistors 9 and 10 and 18 and 19 with inputs G3 and D3. The network's fourth And includes transistors 11 and 12 and 20 and 21 with inputs G4 and D4.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Fast Data Switch

The circuit comprises a plurality of networks. Each network includes four And's connected in parallel relationship. These networks are Ored through transistors 1...4 to common output bus B1. Only one network is completely shown. The others are connected to the bases of transistors 2, 3, and 4. The network shown in detail includes a first And consisting of transistors 5 and 6 and 14 and 15 with inputs G1 and D1. The network has a second And consisting of transistors 7 and 8 and 16 and 17 with inputs G2 and D2. A third And of the network includes transistors 9 and 10 and 18 and 19 with inputs G3 and D3. The network's fourth And includes transistors 11 and 12 and 20 and 21 with inputs G4 and D4. When no And is conducting, the current flows through transistors 22 and 13 and resistors R1 and R2 so as to hold the base of transistor T1 down, resulting in no output. When one And, for example, transistors 5 and 6 and 14 and 15, produces a one by a raised input on transistors 5 and 14, there is an output on bus B1. The collectors of transistors 5, 7, 9, 11, and 13 are common. The emitters of transistors 15, 17, 19, 21, and 22 are also common. Likewise, the emitters of transistors 5 and 6, 7 and 8, 9 and 10, and 11 and 12 are common.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]