Browse Prior Art Database

Chain Read Only Storage

IP.com Disclosure Number: IPCOM000093795D
Original Publication Date: 1966-Feb-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 2 page(s) / 25K

Publishing Venue

IBM

Related People

Anderson, JL: AUTHOR

Abstract

Constant bit current in a chain storage device permits the device to perform as a read-only memory.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Chain Read Only Storage

Constant bit current in a chain storage device permits the device to perform as a read-only memory.

The chain storage device, which operates in the orthogonal mode, is capable of readout during the now of bit current. Each bit storage position is wound in a first or second direction with a bit winding according to its 1 or 0 value. The bit winding carries a constant bit current I(B). A selected word is read out by a word current Iw applied longitudinally to the chain. The effect of bit current I(B) at read time is negligible. Sense signals according to the 1 and 0 values stored in the elements are induced on sense windings which connect to sense amplifiers. At the termination of the word current pulse Iw, each bit storage element is again set to the value defined by the bit current I.

The chain storage element generally is described by J. L. Anderson, H. O. Leilich and D. H. Redfield in an article entitled "Cross Core Memory Construction" published in the IBM Technical Disclosure Bulletin, Vol. 5, No. 7, Dec. 1962, at page 60. The constant bit current, which does not interfere with reading a selected word, returns each bit storage element of the selected word to the appropriate 1 or 0 state at the termination of each read pulse, and thus causes the chain storage device to function as read-only storage.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]