Browse Prior Art Database

Transistor Gated Trigger

IP.com Disclosure Number: IPCOM000094012D
Original Publication Date: 1966-Apr-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 2 page(s) / 24K

Publishing Venue

IBM

Related People

Lee, DH: AUTHOR

Abstract

The gate circuit which is used with bistable triggers requires a short conditioning and deconditioning time. The gate includes AC input terminal 1, output terminal 2 and capacitor C3 and diode D4 connected in series between the terminals. Parallel-connected diode D5 and transistor T6 couple the junction between C3 and D4 to ground potential. DC input terminal 7 is coupled to the base electrode of T6 by parallel-connected resistor R8 and capacitor C9.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 98% of the total text.

Page 1 of 2

Transistor Gated Trigger

The gate circuit which is used with bistable triggers requires a short conditioning and deconditioning time. The gate includes AC input terminal 1, output terminal 2 and capacitor C3 and diode D4 connected in series between the terminals. Parallel-connected diode D5 and transistor T6 couple the junction between C3 and D4 to ground potential. DC input terminal 7 is coupled to the base electrode of T6 by parallel-connected resistor R8 and capacitor C9.

With a positive input signal applied to terminal 7, T6 is turned on to its low impedance state. If at this time a positive signal is applied to Ca, this signal is shunted to ground potential by T6. A negative signal applied to C3 is shunted to ground by D5. Consequently, with a positive potential at terminal 7, no input signals are coupled to output terminal 2 by diode D4.

When a negative potential is applied to terminal 7, T6 is turned off. A negative signal applied to C3 is again shunted to ground potential by D5. However, when a positive going pulse is applied to C3, both D5 and T6 are in their high impedance states. This positive pulse is applied to the output terminal 2 by way of D4.

Another advantage is the fact that an output signal is not erroneously produced in the event that the positive going portion of the AC input signal is significantly larger than the DC input signal.

Noise on the DC input cannot erroneously produce an output signal.

1

Page 2 of 2

2

[This page contains 1 pictur...