Browse Prior Art Database

Instruction to do a Sum of Products

IP.com Disclosure Number: IPCOM000094048D
Original Publication Date: 1966-May-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Duke, K: AUTHOR [+4]

Abstract

A particular instruction format is employed in a data processing system to provide for such arithmetic operations as decimal addition and subtraction as well as decimal multiplication and division. There are certain reiterative or repetitious type operations that can also be initiated by the same instruction format. For example, to form cross correlation and auto-correlation functions, a large number of multiplications and summations must be performed to create a product sum of the type (Image Omitted)

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Instruction to do a Sum of Products

A particular instruction format is employed in a data processing system to provide for such arithmetic operations as decimal addition and subtraction as well as decimal multiplication and division. There are certain reiterative or repetitious type operations that can also be initiated by the same instruction format.

For example, to form cross correlation and auto-correlation functions, a large number of multiplications and summations must be performed to create a product sum of the type

(Image Omitted)

The instruction format of the drawing can be adapted to initiate such an operation where the particular operation code specifies the particular operation. L1 designates the general register containing the memory address where the full- word product sum is to be stored. L2 designates the general register containing I1 which is the increment to be added to the memory address of the first operand F(2) after each multiplication. L2 contains I2 which is the increment to be added to the address of the second operand (S(n+y-1)) after each multiplication as well as the count or number of times that the respective operand addresses are to be incremented.

B1 and D1 designate the low-order address of memory of the first operand field. B2 and D2 designate the low-order address of memory of the second operand field.

1