Browse Prior Art Database

Signal Intensifier Circuit

IP.com Disclosure Number: IPCOM000094269D
Original Publication Date: 1966-Aug-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Tuchman, WL: AUTHOR

Abstract

This circuit enables the detection, on a real-time basis, of pulse train signals in the presence of relatively intense random noise. The principle of operation is to employ a delay line and switching circuitry, operable in synchronism with the pulse train, to sum a number of the pulses in such manner that the signal pulses are combined additively while the noise is not.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 70% of the total text.

Page 1 of 2

Signal Intensifier Circuit

This circuit enables the detection, on a real-time basis, of pulse train signals in the presence of relatively intense random noise. The principle of operation is to employ a delay line and switching circuitry, operable in synchronism with the pulse train, to sum a number of the pulses in such manner that the signal pulses are combined additively while the noise is not.

Pulse signal source 10 radiates to antenna 12. After amplification at 14, the pulse train 16 is fed via line 18 to analog adder circuit 20. Pulse train 16 consists of a regular series of pulses 1... 6, etc., with superimposed random noise not shown. Pulse 1 is delayed one pulse period at 22 and then fed, via switch 24 and line 26, to adder 20 in coincidence with the arrival of pulse 2 on line 18. Thus, pulses 1 and 2 are added together at 20. Their sum (1 + 2) is delayed one pulse period at 22 and is fed via 24 and 26 to 20 in coincidence with the arrival of pulse 3 on line 18 to yield the sum (1 + 2 + 3).

A synchronizing signal on line 28, operative at the pulse rate of and in synchronism with train 16, is divided down by single-shots SS1 and SS2 to provide a timing pulse on lines 30 and 32 in synchronism with original pulse times 4, 7, etc. These timing pulses operate switch 24 and gate 34 to block delayed pulse sum (1 + 2 + 3) and delayed pulse sum (4 + 5 + 6), etc., from the adder and to switch those pulse sums to the output 36.

Ground 38 is provided to insure clampi...