Browse Prior Art Database

Extended Delay Line Sampling

IP.com Disclosure Number: IPCOM000094504D
Original Publication Date: 1965-Feb-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Related People

O'Connor, LT: AUTHOR [+2]

Abstract

Maximum operating speeds for start-stop communication lines attached to multiplexing systems using recirculating delay lines for control field assembly are extended. Such is effected by utilizing a pair of synchronized gates which provide positive strobe count control.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Extended Delay Line Sampling

Maximum operating speeds for start-stop communication lines attached to multiplexing systems using recirculating delay lines for control field assembly are extended. Such is effected by utilizing a pair of synchronized gates which provide positive strobe count control.

Communication data bit 10 must be strobed within approximately 30% of center to prevent distortion errors. A clock, not shown, cyclically produces a series of pulses at a repetition rate proportional to the recirculation time of the recirculating delay line, not shown, and with pulses 11 being the initial pulse of each series. Pulses produced by oscillator 12 occur asynchronously to 11 at a frequency proportional to the length of bit 10. A control field is introduced to the recirculating delay line input 15 for each communication line and includes serial positions for two oscillator sample bits, strobe count bits, a data bit and a service indicator bit.

Initially, the output of oscillator 12 is gated by 11 through And 16 into the delay line at 15. Concurrently, pulse 11 conditions And 24 to examine the delay line output 22. A level at 22 at the time 24 is conditioned sets trigger 25 which conditions one leg of Exclusive Or 26. Thus, if the present level of 12 is the same as the previous sample of 12 presently being received from the delay line at 22, no output appears from either 26 or And 27 when sampled by a later clock pulse at 28.

The next pulse 19 after 11 in each series, one example being shown in the timing diagram, gat...