Browse Prior Art Database

Data Synchronism Checking

IP.com Disclosure Number: IPCOM000094724D
Original Publication Date: 1965-May-01
Included in the Prior Art Database: 2005-Mar-06
Document File: 2 page(s) / 28K

Publishing Venue

IBM

Related People

Ide, RA: AUTHOR [+2]

Abstract

This is a method for synchronizing a data receiver with a data transmitter where the information transmitted is data from several independent sources, multiplexed or merged into a single stream of serial bits. The serial bit stream is a succession of words. The word length is determined by the number of data sources to be merged. The data receiver maintains bit synchronism by extracting clocking information contained in the data bit phase reversal or transition points. A certain number of phase reversals per word must be guaranteed to maintain bit synchronism. This system derives word synchronism, which is compatible with the bit synchronizing method.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Data Synchronism Checking

This is a method for synchronizing a data receiver with a data transmitter where the information transmitted is data from several independent sources, multiplexed or merged into a single stream of serial bits. The serial bit stream is a succession of words. The word length is determined by the number of data sources to be merged. The data receiver maintains bit synchronism by extracting clocking information contained in the data bit phase reversal or transition points. A certain number of phase reversals per word must be guaranteed to maintain bit synchronism. This system derives word synchronism, which is compatible with the bit synchronizing method.

In this system, data from several independent sources is multiplexed or merged into a single stream of serial bits. Each bit occupies its own unique time slot. Each data source is assigned a numbered time slot in the serial bit stream. To provide bit phase reversals for the data receiver bit synchronizing system during periods when the data sources are quiescent or inactive, the logical sense, 1 or 0, of all even numbered data bits is inverted before being merged into the single bit stream. By definition, the quiescent state of all data sources is the same logical sense.

The serial bit stream is made up of a succession of words. A word consists of a number of bits which is the sum of the data sources which have been merged plus one additional bit called the sync bit. The logical sense of the sync bit is caused to alternate each word time. During the period when the data r...