Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Punch Feed and Check Circuit

IP.com Disclosure Number: IPCOM000095222D
Original Publication Date: 1965-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 58K

Publishing Venue

IBM

Related People

Rocca, CJ: AUTHOR

Abstract

To simultaneously punch N data positions in a punched card, an N-position shift register 1 is loaded with N bits of binary data. This is effected by application of serial data pulses and corresponding shift pulses to input terminals 2 and 3, respectively. The 1 output of each position feeds one input of an And 7, the output of which triggers drive circuit 8 connected to one of the N punch coils C1...CN. A signal applied to punch terminal 4 drives the N punches in accordance with the data stored in the N corresponding positions of register 1.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 87% of the total text.

Page 1 of 2

Punch Feed and Check Circuit

To simultaneously punch N data positions in a punched card, an N-position shift register 1 is loaded with N bits of binary data. This is effected by application of serial data pulses and corresponding shift pulses to input terminals 2 and 3, respectively. The 1 output of each position feeds one input of an And 7, the output of which triggers drive circuit 8 connected to one of the N punch coils C1...CN. A signal applied to punch terminal 4 drives the N punches in accordance with the data stored in the N corresponding positions of register 1.

When a punch operates, an echo pulse is induced in associated coil 11, is amplified by amplifier 9 and fed back via a line 10 to switch the associated shift register trigger to its opposite state. Correct operation of each punch which is to be driven results in the restoration of each corresponding trigger to its 0 state, placing register 1 in an all-zero condition.

If a punching error occurs either through the nonfiring of a punch when it should have fired or the firing of a punch when it should not have fired, the shift register trigger associated with the erring punch is left in its 1 state. If the punch should have fired, the lack of an echo pulse on 10 leaves the associated trigger in its 1 state. If a punch fired when it should not have, the echo pulse on 10 switches the associated shift register trigger from its 0 to its 1 state. To detect the presence of an error, each output from register...