Browse Prior Art Database

High Speed Inverter Circuit

IP.com Disclosure Number: IPCOM000095251D
Original Publication Date: 1965-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 23K

Publishing Venue

IBM

Related People

Steinberg, G: AUTHOR

Abstract

The insertion of a transistor between a common emitter stage and a common collector stage decreases the response time of the over-all circuit.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

High Speed Inverter Circuit

The insertion of a transistor between a common emitter stage and a common collector stage decreases the response time of the over-all circuit.

When a sufficiently large positive signal is applied to the base of transistor T1, it conducts. This causes current to flow through transistor T2 in two paths. The first path is to the -3 volt terminal through the base to emitter junction of T2. The second path is to ground through the base to collector junction of T2 and the base to emitter junction of transistor T3. The current flowing in the second path causes T3 to conduct, reducing the voltage at the collector of T3. When the voltage at the collector of T3 drops sufficiently, diodes D1 and D2 conduct and prevent T3 from going into saturation.

When the potential at the base of T1 is reduced towards zero, the stored charge in T1 is dissipated through the base to emitter junction of T2. The stored charge in the base of T3 is dissipated through T2. The base to collector junction of T2 isolates T3 from the current caused by the stored charge in T1. This enables T3 to turn off more rapidly than is possible if the base of T3 is connected to the emitter of T1.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]