Browse Prior Art Database

Multiple Frequency Gate Generator

IP.com Disclosure Number: IPCOM000095358D
Original Publication Date: 1965-Dec-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 64K

Publishing Venue

IBM

Related People

Swearingen, KW: AUTHOR

Abstract

Basic timer 10 receives sixty-cycle input and provides a bipolar output frequency of one cycle every 2.5 seconds. Timer 10 is initially held reset by an operator through switch MR. When MR is released, trigger T1 is switched by the first positive-going input signal. Since switch MR is released at random, there is a maximum delay of 16.667 milliseconds before 10 starts. Triggers T2... T9 are then switched in succession as seen in the timing diagram associated with 10.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 59% of the total text.

Page 1 of 2

Multiple Frequency Gate Generator

Basic timer 10 receives sixty-cycle input and provides a bipolar output frequency of one cycle every 2.5 seconds. Timer 10 is initially held reset by an operator through switch MR. When MR is released, trigger T1 is switched by the first positive-going input signal. Since switch MR is released at random, there is a maximum delay of 16.667 milliseconds before 10 starts. Triggers T2... T9 are then switched in succession as seen in the timing diagram associated with 10.

The set output T9 remains at a negative level for 149 input cycles. It goes to a positive level at the beginning of cycle 150. After 8.33 milliseconds of cycle 150, the inverted input is passed by And 11 to negative Or 13. The output of 11 is at a negative level only when both of its inputs are at a positive level. The output of 13 is inverted by 14 and the resulting signal resets T1... T9.

Capacitor C1 delays the pulse from 13 to assure that all triggers have sufficient time to become reset. Thus, the reset of 10 takes place in the last half of cycle 150. Hence, at the end of cycle 150, 10 has completed one cycle having a duration of 2. 5 seconds and is ready to start on the next cycle with the next input pulse. This permits 10 to remain synchronous with the sixty-cycle input. The set output of T9 has a positive duration of 8.333 milliseconds.

Control selector 15 facilitates operator selection of gate frequencies of either 20 per hour, or 40 per hour or 60 per hour....