Browse Prior Art Database

Character Assembly and Distribution

IP.com Disclosure Number: IPCOM000095506D
Original Publication Date: 1964-Feb-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 50K

Publishing Venue

IBM

Related People

Oeters, HR: AUTHOR [+2]

Abstract

Serially received telegraph elements are assembled into parallel computer characters and parallel characters are serially transmitted into a telegraph line. No clocking is necessary.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Character Assembly and Distribution

Serially received telegraph elements are assembled into parallel computer characters and parallel characters are serially transmitted into a telegraph line. No clocking is necessary.

Storage, comprising either a series of element-length delay units or a single tapped delay line, assembles during reception seven serial elements (Start, 1, 2, 3, 4, 5 and Stop) for transfer into a register, and distributes during transmission six-element characters, placed into the register by a computer, as serial telegraph characters.

During reception, when an incoming start element (1-bit) straddles the 1/2- element delay unit, And 1 causes And 2to gate the storage contents in parallel into the register, for later use by the computer via the data out cable. After single-shot SS1, having one element time duration, clears the delay units, And 3 supplies the incoming stop bit (0-bit)to the register.

During transmission, And 4 enables And 5 to transfer a computer-supplied character, exclusive of the stop-bit, in parallel from the register to the storage. Characters are emitted from the storage serially through And 6. Single shot SS2, having one character duration, provides stop bits.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]