Browse Prior Art Database

Relay Capacitor Counter

IP.com Disclosure Number: IPCOM000095638D
Original Publication Date: 1964-Apr-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 35K

Publishing Venue

IBM

Related People

Ross, RF: AUTHOR [+2]

Abstract

The drawing shows one stage of a counter suited for counting in the binary coded decimal system. The drawing also shows a Timing Ring system of relays A and B which cycle to step the counter. In the counter, the storage of one count closes circuits to capacitors associated with the pickup coils of Count Relays representing the next count. When the next pulse to be counted is observed at the Timing Ring, the ring system drops out the previous count and then brings the capacitors to circuit with their associated Count Relays to thus store the next count.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Relay Capacitor Counter

The drawing shows one stage of a counter suited for counting in the binary coded decimal system. The drawing also shows a Timing Ring system of relays A and B which cycle to step the counter. In the counter, the storage of one count closes circuits to capacitors associated with the pickup coils of Count Relays representing the next count. When the next pulse to be counted is observed at the Timing Ring, the ring system drops out the previous count and then brings the capacitors to circuit with their associated Count Relays to thus store the next count.

Between counts the normal position of contacts 13x and Ax connects Cx to the Relay Logic. If the count held in the Count Relays of all of the stages is such that Cx should be picked on the next count, the Relay Logic connects the +48 V to Cx. Otherwise, to assure error free operation, Cx is grounded.

Receipt of a pulse to be counted occurs at the thyratron in the Timing Ring. A circuit immediately exists through relay A. The Count Relays at each stage are thus dropped when relay A picks up. This is illustrated for one count stage, which shows contact Ac in series with the hold coil of the Count Relay X. Ac is, for economy of circuitry, implemented as a single contact associated in parallel with all of the count stages.

At the Timing Ring, the picking up of relay A closes At to thus cause the picking up of relay B at a slightly later time. At the counter stages, relay B is associated with a contact, such as 13x, whic...