Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Character Assembly and Distribution apparatus

IP.com Disclosure Number: IPCOM000095685D
Original Publication Date: 1964-May-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 35K

Publishing Venue

IBM

Related People

Gilley, CH: AUTHOR [+4]

Abstract

This electronic communications apparatus is for assembling serially received elements into characters and for distributing characters as serial elements. It is capable of handling characters represented by a variety of codes having different numbers of elements.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 98% of the total text.

Page 1 of 2

Character Assembly and Distribution apparatus

This electronic communications apparatus is for assembling serially received elements into characters and for distributing characters as serial elements. It is capable of handling characters represented by a variety of codes having different numbers of elements.

When synchronous characters, composed entirely of variable bits, are serially received from line 5, they are assembled into characters in an Assembly/ Distribution (A/D) shift register 1 and then transferred in parallel to a processor. The number n of bits comprising a character is specified in a character length register 2. The number m of bits currently received is indicated by character control counter 3. According to the contents of register 2, switch 6 is previously positioned to the (n + 1)-th position of the shift register 1. Device 7 is previously displaced to connect the first n outputs of register 1.

Devices 6 and 7 are held in the same position during the entire operation. The contents of register 1 are displaced to the right and counter 3 is incremented after each bit is entered. Comparator 4 indicates when a full character is contained in register 1, and bits in register 1 are permitted to be transferred to the processor. Bits in the shift register which are not a part of the received character are masked out since the contacts on device 7 are arranged to transfer only the lowest n orders from shift register 1.

1

Page 2 of 2

2

[This page contains...