Browse Prior Art Database

Code Converter

IP.com Disclosure Number: IPCOM000095694D
Original Publication Date: 1964-May-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 34K

Publishing Venue

IBM

Related People

Boland, LJ: AUTHOR [+4]

Abstract

The code converter converts a first code value stored in byte distributor 101 to its second code value by partial result accumulation in digit distributor 102. Program unit 108 defines a major cycle as an initial minor cycle and a fixed number of secondary minor cycles. Initial and secondary minor cycles control gates 104 and 107, respectively, the other inputs of which are respectively controlled by distributor 101 and by buffer 106.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 73% of the total text.

Page 1 of 2

Code Converter

The code converter converts a first code value stored in byte distributor 101 to its second code value by partial result accumulation in digit distributor 102. Program unit 108 defines a major cycle as an initial minor cycle and a fixed number of secondary minor cycles. Initial and secondary minor cycles control gates 104 and 107, respectively, the other inputs of which are respectively controlled by distributor 101 and by buffer 106.

The low-order digit in distributor 102 is first applied to table lookup device 103 along with the high-order byte from distributor 101, which is passed at this time by gate 104. It takes a byte and a digit to address the table 103, a first code high-order byte P and a second code low-order digit S. Table 103 responds with a second code low-order digit which feeds back to distributor 102 via latch 105. Table 103 responds also with a first code high-order digit. This feeds back in a tight loop via buffer latch 106 and gate 107 to address the table 103 for the next reference. Gates 104 and 107 are operated in complementary fashion. The byte passing to the high order of the table is always in the first code.

A reference is made to table 103 each minor cycle. The table 103 output is a radix x digit in mixed number form, with the high-order byte in the first code and the low-order digit in the second code. The second code digit modifies the developing partial result in distributor 102. The high-order byte stays in buffer 10...